#### **Features**

- Driver Stages
  - Four DMOS 150 mA Low-side Relay Drivers with Current Limitation
  - One Gate Driver for External N-channel FET with Charge Pump and Bootstrap
  - Two Universal Outputs (10 mA High Side and 60 mA Low Side)
  - One 20 mA Warning Lamp Driver
- Power Supplies
  - 5V/150 mA Linear Regulator
  - 5V/30 mA Linear Regulator (also Active in Standby Mode)
  - Internal Power Supply
  - Switchable System Supply Voltage Output
- Monitoring and Protection
  - 12V Monitoring
  - Watchdog with Reset
  - Two Comparators for Current Measurement
  - Adjustable Undervoltage Warning Level
  - Overtemperature Protection with Hysteresis
  - Two 5V Comparators
  - Wide Supply Voltage Range from 5.8V up to 26V
  - 8-bit SPI Interface
  - Low Current Consumption in Standby Mode 80 μA
  - TTL and CMOS Compatible Inputs
  - 2 kV ESD Protection
  - Transient Protection According to ISO/TR 7637-1 Level 4 (Except Load Dump)

# **Applications**

As an Automotive Failsafe System IC, the ATA6842 is ideal for driver and monitoring functions in ambitious solutions with increased safety requests such as parking brakes, power steering, and other applications with DC motor control.



# Automotive Failsafe System IC

**ATA6842** 





## 1. Description

The ATA6842 is a monolithically-integrated multi-functional IC designed in Atmel®'s state-of-the-art 0.8  $\mu$ m BCDMOS technology. With its built-in driver stages, voltage supplies and monitoring functions, it is an ideal cost saving failsafe system IC.

The communication with an external microcontroller is provided by an 8-bit SPI interface.

Four protected and current limited driver stages are available to control relays and additionally there is a gate driver including charge pump and bootstrap to control an external FET.

Three LEDs for status information can be controlled via three separate outputs: The high-side driver at pin OUTP has monitoring functions for overcurrent and current threshold. The low-side drivers at the pins WLN and OUTN also have monitoring functions for overcurrent, current threshold, and voltage monitoring.

Two internal bandgap references control and monitor two independent 5V supply voltages. In standby mode the internal IC-supply is provided by one of them; the other one is switched off, in order to reduce the power consumption to a minimum. All internal blocks are supplied by a specific internal voltage regulator.

The system supply voltage and all internally-generated voltages are monitored and in case of over or undervoltage all drivers are switched off. Via the SPI the system supply voltage can be switched to provide power for external components.

The car battery voltage (KL 30) is monitored by an adjustable monitoring function.

An oscillator with an external RC circuitry and a fully-integrated auxiliary oscillator which can be set via the pin RREF are the clock references for the watchdog and all other time constants. Both oscillators monitor each other.

The independent watchdog circuitry monitors the microcontroller's correct operation.

Two differential amplifiers support the use of external A/D converters for current measurement.

Two comparators are provided to monitor the 5V supply of external devices like sensors.

The ATA6842 is the improved version and successor of the ATA6814. Pin and function compatible to it, the ATA6842 is the replacement in all applications. The ATA6842 offers a flawless performance in reference to the requests of some automotive customers regarding very slow supply voltage ramps ups and downs.

Figure 1-1. Block Diagram







Figure 1-2. Application Circuit



# 2. Pin Configuration

Figure 2-1. Pinning QFN48




Table 2-1.Pin Description

Pin	Symbol	Function
1	RSTN	Reset input
2	RESN	Reset output
3	RREF	Reference resistor
4	GNDA	Analog ground
5	UVR	Undervoltage reference input
6	TEST	Test
7	UVM	Undervoltage measurement input
8	EK15	Enable (K15 based)
9	E5	Enable (5V based)
10	RCOS	Resistor-capacitor oscillator
11	CSN	Chip-select input
12	CLK	Clock input
13	DI	Data input
14	DO	Data output
15	VRE	External voltage regulator output
16	C1O	Comparator 1 output
17	GNDL	Logic ground
18	C2O	Comparator 2 output
19	B1CO	Bridge 1 current output
20	B1CI	Bridge 1 current input
21	B1CG	Bridge 1 current ground





 Table 2-1.
 Pin Description (Continued)

Pin	Symbol	Function					
22	B2CO	Bridge 2 current output					
23	B2CI	Bridge 2 current input					
24	B2CG	Bridge 2 current ground					
25	C2I	Comparator 2 input					
26	OUTN	Low-side driver output					
27	C1I	Comparator 1 input					
28	RD4	Relay driver 4 output					
29	RD3	Relay driver 3 output					
30	GNDP	Power ground					
31	RD2	Relay driver 2 output					
32	RD1	Relay driver 1 output					
33	V12S	12V switch					
34	V12	12V supply voltage					
35	OUTP	High-side driver output					
36	WLN	Warning lamp output					
37	TCFET	Test current FET					
38	BSC	Bootstrap capacitor					
39	VI	Internal 5V supply					
40	V5	5V supply					
41	B5	Base 5V supply					
42	V5A	Auxiliary 5V supply					
43	B5A	Base auxiliary 5V supply					
44	ERD	Enable relay driver input					
45	WLP	Warning lamp polarity input					
46	WDT	Watchdog trigger input					
47	UVW	Undervoltage warning output					
48	RESAN	Auxiliary reset output					

# 3. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Condition	Symbol	Min.	Max.	Unit
Supply voltage		V12	-0.3	+26	V
Supply voltage	t < 500 ms	V12	-0.3	+45	V
Voltage at pins CLK, DI, E5, ERD, WDT, WLP, CSN, RSTN, VRE, DO, C1O, C2O, RESN, RESAN, UVR, UVW, RREF, VI, TEST, B1CI, B1CG, B1CO, B2CI, B2CG, B2CO, RCOS	V() ≤ V5 + 0.3V	V()	-0.3	+5.5	V
Current in pins CLK, DI, E5, ERD, WDT, WLP, CSN, RSTN, VRE, DO, C1O, C2O, RESN, RESAN, UVR, UVW, RREF, VI, TEST, B1CI, B1CG, B1CO, B2CI, B2CG, B2CO, RCOS		I()	-10	+10	mA
Voltage at RD1, RD2, RD3, RD4, WLN, OUTN, OUTP, EK15, BSC, TCFET, UVM		V()	-0.3	+45	V
Current in RD1, RD2, RD3, RD4, WLN, OUTN		I()	-150	+150	mA
Current in OUTP		I()	-10	+10	mA
Voltage at V5, V5A		V()	-0.3	+5.5	V
Current in V5		I()	-150	+10	mA
Current in V5A		I()	-50	+10	mA
Voltage at V12S		V()	-0.3	+45	V
Current in V12S		I()	-60	+10	mA
ESD protection at all pins	MIL-STD-883, Method 3015, HBM 100 pF discharged through 1.5 k $\Omega$	Vd()		2	kV
lunction temperature	Operation	$T_{j,op}$	-40	+150	°C
Junction temperature	Peak	T <sub>j,peak</sub>	-40	+165	°C
Storage temperature		T <sub>s</sub>	-55	+125	°C

## 4. Thermal Resistance

Parameters	Condition	Symbol	Min.	Max.	Unit
Operating ambient temperature range		T <sub>amb</sub>	-40	+105	°C
Thermal resistance, chip to case		R <sub>thJC</sub>		10	K/W
Soldering temperature		T <sub>ms</sub>		260	°C





## 5. Electrical Characteristics

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	Total Device	1	1				ı	II.	•
1.1	Permissible supply voltage	All functions Reduced operation mode <sup>(1)</sup>		V12	6.5 5.8		26 6.5	V V	Α
1.2	Supply current		V12	I(V12)			10	mA	Α
1.3	Supply current	Standby, V12 = 14V, I(V5A) = -10 μA	V12	I(V12)			80	μΑ	Α
1.4	Leakage current low	V() = 0V to V12, V12 = 14V	WLN, OUTN, RD1 to RD4	llk()lo,stb	-1		+1	μΑ	Α
1.5	Leakage current high	V() = 0V to V12, V12 = 14V V(BSC) = 14V	OUTP, V12S, BSC	Ilk()hi,stb	-1		+1	μΑ	Α
1.6	Supply current	All V5 based I/O pins open	V5	I(V5)			0.5	mA	Α
1.7	Supply current	RESAN open	V5A	I(V5A)			50	μA	Α
1.8	Pull-up current to V5	V() = 0.7 × V5	CSN	lpu()	-100		-10	μΑ	Α
1.9	Pull-up current to VI	V() = 0.7 × VI	RSTN	lpu()	-100		-10	μA	Α
1.10	Pull-up current to V5	V() = 0V	CSN	lpu()	-200		-20	μA	Α
1.11	Pull-up current to VI	V() = 0V	RSTN	lpu()	-200		-20	μA	Α
1.12	Pull-down current	V() = 0.2 × V5	CLK, DI, E5, ERD, WDT	lpd()	10		100	μΑ	Α
1.13	Pull-down current	V() = 0.2 × VI	WLP	lpd()	10		100	μΑ	Α
1.14	Pull-down current	V() = V5	CLK, DI, E5, ERD, WDT	lpd()	20		200	μΑ	Α
1.15	Pull-down current	V() = VI	WLP	lpd()	20		200	μΑ	Α
1.16	Pull-up voltage to V5	Vpu() = V() – V5, I() = –10 μA	CSN	Vpu()	-0.6			V	Α
1.17	Pull-up voltage to VI	Vpu() = V() – VI, I() = –10 μA	RSTN	Vpu()	-0.6			V	Α
1.18	Pull-down voltage	I() = 10 μA	CLK, DI, E5, ERD, WDT, WLP	Vpd()			0.6	V	Α
1.19	Input threshold voltage high		CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP	Vt()hi			2	V	А
1.20	Input threshold voltage low		CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP	Vt()lo	0.85			V	А
1.21	Input hysteresis voltage	Vt()hys = Vt()hi - Vt()lo	CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP	Vt()hys	0.2		1	V	А
1.22	Saturation voltage low	I() = 0.1 mA, outputs low	C1O, C2O, VRE, DO, RESAN, RESN, UVW	Vs()lo			0.2	V	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

- ${\rm R}_{\rm DSON}$  of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>j</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1.23	Saturation voltage low	I() = 1.6 mA, outputs low	C1O, C2O, VRE, DO, RESAN, RESN, UVW	Vs()lo			0.4	V	А
1.24	Saturation voltage high	Vs() = V5 - V(), I() = -0.1 mA, outputs high	C1O, C2O, DO, RESN, UVW	Vs()hi			0.5	V	Α
1.25	Saturation voltage high	Vs() = V5A - V(), I() = -0.1 mA, RESAN high	RESAN	Vs()hi			0.5	V	Α
1.26	Saturation voltage high	Vs() = V5 - V(), I() = -1.6 mA, outputs high	C10, C20, D0, RESN, UVW	Vs()hi			1	V	Α
1.27	Saturation voltage high	Vs() = V5A - V(), I() = -1.6 mA, RESAN high	RESAN	Vs()hi			1	V	Α
1.28	Rise time	C <sub>load</sub> = 10 pF, V() from low = 10% -> high = 90% V5	C10, C20, D0, RESN, UVW	tr()			200	ns	В
1.29	Rise time	C <sub>load</sub> = 10 pF, V() from low = 10% -> high = 90% V5A	RESAN	tr()			200	ns	В
1.30	Fall time	C <sub>load</sub> = 10 pF, V() from high = 90% -> low = 10% V5	C10, C20, D0, RESN, UVW	tf()			200	ns	В
1.31	Fall time	C <sub>load</sub> = 10 pF, V() from high = 90% -> low = 10% V5A	RESAN	tf()			200	ns	В
1.32	Leakage current	DO = off, V() = 0V to V5	DO	l()lk	-10		+10	μΑ	Α
1.33	Short circuit current low	V() = V5, pins = low	C1O, C2O, DO, RESN, UVW	Isc()lo	8		40	mA	Α
1.34	Short circuit current low	V() = V5A, RESAN = low	RESAN	Isc()lo	8		40	mA	Α
1.35	Short circuit current high	V() = 0V, pins = high	C1O, C2O, VRE, DO, RESAN, RESN, UVW	lsc()hi	-30		-8	mA	А
1.36	Saturation voltage high	Vs() = VI - V(), I() = -0.1  mA, VRE high	VRE	Vs()hi			0.5	V	Α
1.37	Saturation voltage high	Vs() = VI - V(), I() = -1.6  mA, VRE high	VRE	Vs()hi			1	V	Α
1.38	Short circuit current low	V() = VI, VRE = low	VRE	lsc()lo	8		40	mA	Α
1.39	Rise time	C <sub>load</sub> = 10 pF, V() from low = 10% -> high = 90% VI	VRE	tr()			200	ns	В
1.40	Fall time	C <sub>load</sub> = 10 pF, V() from high = 90% -> low = 10% VI	VRE	tf()			200	ns	В

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

- $\ensuremath{R_{DSON}}$  of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits





Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
2	Bandgap, Bias					1		1	-
2.1	Voltage at RREF	RREF = $10 \text{ k}\Omega \pm 2\%$	RREF	V(RREF)	1.18	1.23	1.28	V	Α
3	Temperature Monito	ring							-1
3.1	Thermal shutdown temperature	Overcurrent in WLN, OUTN or OUTP for t > 200 µs		T1 <sub>off</sub>	120		145	°C	А
3.2	Thermal re-entry temperature	Overcurrent in WLN, OUTN or OUTP for t > 200 µs		T1 <sub>on</sub>	105		135	°C	Α
3.3	Thermal hysteresis 1	$T1_{hys} = T1_{off} - T1_{on}$		T1 <sub>hys</sub>	5		20	°C	Α
3.4	Thermal shutdown temperature			T2 <sub>off</sub>	140		165	°C	Α
3.5	Thermal re-entry temperature			T2 <sub>on</sub>	125		155	°C	Α
3.6	Thermal hysteresis 2	$T2_{\text{hys}} = T2_{\text{off}} - T2_{\text{on}}$		T2 <sub>hys</sub>	5	12	20	°C	Α
4	Enable/Standby	,		•					
4.1	Input resistor		EK15	RiEK15	60	100	150	kΩ	Α
4.2	Upper enable threshold		EK15	VEK15 <sub>on</sub>			2.5	V	Α
4.3	Lower enable threshold		EK15	VEK15 <sub>off</sub>	1.5			V	Α
4.4	Enable hysteresis		EK15	VEK15 <sub>hys</sub>	200		600	mV	Α
4.5	Enable time based on watchdog oscillator period		EK15	te(EK15)	1		6		Α
5	V12 Voltage Monitor	ing							
5.1	Lower undervoltage threshold		V12	VtU <sub>lo</sub>	4.8			V	Α
5.2	Upper undervoltage threshold		V12	VtU <sub>hi</sub>			5.8	V	Α
5.3	Undervoltage hysteresis	$VtU_{hys} = VtU_{hi} - VtU_{lo}$	V12	VtU <sub>hys</sub>	200		600	mV	Α
5.4	Lower overvoltage threshold		V12	VtO <sub>lo</sub>	26			V	Α
5.5	Upper overvoltage threshold		V12	VtO <sub>hi</sub>			32	V	Α
5.6	Overvoltage hysteresis	$VtO_{hys} = VtO_{hi} - VtO_{lo}$	V12	VtO <sub>hys</sub>	0.5		1.8	V	Α
5.7	Under/overvoltage filter time		V12	tfi	50		100	μs	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

<sup>-</sup>  $R_{\mbox{\scriptsize DSON}}$  of drivers could be higher than specified or

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>j</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
6	Linear Regulator	•				t.	ı		
6.1	Output voltage	$\begin{split} & I(V5) = -150 \text{ mA to 0 mA,} \\ & \beta(\text{NPN}) > 120 \text{ mA,} \\ & \text{Uce,sat}(\text{NPN}) < 0.8\text{V,} \\ & f_{\text{T}} > 100 \text{ MHz} \\ & U_{\text{be}}(\text{NPN}) < 0.8\text{V at } -40^{\circ}\text{C,} \\ & U_{\text{be}}(\text{NPN}) < 0.7\text{V at } 27^{\circ}\text{C,} \\ & U_{\text{be}}(\text{NPN}) < 0.6\text{V at } 105^{\circ}\text{C} \end{split}$	V5	V5	4.85	5	5.15	V	А
6.2	Line regulation	V12 = 8V to 18V, I(V5) = -150 mA	V5	V5 <sub>lir</sub>	-10		+10	mV	Α
6.3	Load regulation	V12 = 14V, I(V5) = -50 mA to -150 mA	V5	V5 <sub>lor</sub>	-20		+20	mV	Α
6.4	Allowed capacitor		V5	CV5	7		22	μF	С
6.5	Allowed capacitor		V5	ESR,CV5	0.5		10	Ω	С
6.6	Lower threshold undervoltage	RESN = low	V5	VtU(V5)low	4.5			V	Α
6.7	Upper threshold undervoltage	RESN = high	V5	VtU(V5)hig h			4.8	V	Α
6.8	Lower threshold overvoltage	RESN = high	V5	VtO(V5)low	5.2			V	Α
6.9	Upper threshold overvoltage	RESN = low	V5	VtO(V5)hig h			5.5	V	Α
6.10	Hysteresis Under/overvoltage		V5	Vt(V5)hys	50		200	mV	Α
6.11	Under/overvoltage filter time		V5	tfi(V5)	8		30	μs	Α
6.12	Short circuit current	V(B5) = 0V	B5	Isc(B5)	1.5		8	mA	Α
6.13	Pull-down resistor	V(B5) = 1V	B5	Rpd(B5)	50		250	kΩ	Α
6.14	Pull-down current	V(B5) = 6V	B5	Ipd(B5)	10		50	μΑ	Α
6.15	Saturation voltage high	$Vs(B5) = V12 - V(B5),$ $V12 = 5.8V \text{ to } 6.5V,$ $I(B5) = -1.25 \text{ mA}$ $T_j = -40^{\circ}\text{C}$ $T_j = 27^{\circ}\text{C}$ $T_j = 105^{\circ}\text{C}$	B5	Vs(B5)high			0.15 0.25 0.35	V V V	A

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

- ${\rm R}_{\rm DSON}$  of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits





Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
7	V5A Auxiliary Linea	r Regulator				l .		II.	
7.1	Output voltage	I(V5A) = -30 mA to 0 mA, B(NPN) > 200, Uce,sat(NPN) < 1V, U <sub>be</sub> (NPN) < 0.8V at -40°C, U <sub>be</sub> (NPN) < 0.7V at 27°C, U <sub>be</sub> (NPN) < 0.6V at 105°C	V5A	V5A	4.65	5	5.35	V	A
7.2	Line regulation	V12 = 8V to 18V, I(V5A) = -30 mA	V5A	V5A <sub>lir</sub>	-10		+10	mV	Α
7.3	Load regulation	V12 = 14V, I(V5A) = -10 mA to -30 mA	V5A	V5A <sub>lor</sub>	-20		+20	mV	Α
7.4	Minimum capacitor		V5A	CV5A	3.3		10	μF	С
7.5	Minimum capacitor		V5A	ESR,V5A	0.5		10	Ω	С
7.6	Lower threshold undervoltage	RESAN = low	V5A	VtU(V5A) low	4			V	Α
7.7	Upper threshold undervoltage	RESAN = high	V5A	VtU(V5A) high			4.6	٧	Α
7.8	Lower threshold overvoltage	RESAN = high	V5A	VtO(V5A) low	5.4			V	Α
7.9	Upper threshold overvoltage	RESAN = low	V5A	VtO(V5A) high			6	V	Α
7.10	Hysteresis under/ overvoltage		V5A	Vt(V5A) hys	50		200	mV	Α
7.11	Under/overvoltage filter time	Not in standby mode	V5A	tfi(V5A)	8		30	μs	Α
7.12	Short circuit current	V(B5A) = 0V	B5A	Isc(B5A)	0.3		1.5	mA	Α
7.13	Pull-down resistor	V(B5A) = 1V	B5A	Rpd(B5A)	50		250	kΩ	Α
7.14	Pull-down current	V(B5A) = 6V	B5A	Ipd(B5A)	10		50	μΑ	Α
7.15	Saturation voltage high	$Vs(B5A) = V12 - V(B5A),$ $V12 = 5.8V \text{ to } 6.5V,$ $I(B5A) = -150  \mu A$ $T_j = -40^{\circ}C$ $T_j = 27^{\circ}C$ $T_j = 105^{\circ}C$	B5A	Vs(B5A) hi			0.35 0.45 0.55	V V V	А

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

<sup>-</sup>  $R_{DSON}$  of drivers could be higher than specified or

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
8	Internal Voltage Sup	pply VI					•		
8.1	Output voltage	C(VI) = 100  nF, I(VI) = -1  mA to 0 mA	VI	VI	4.35		5.35	V	Α
8.2	Lower threshold undervoltage	RESN = low	VI	VtU <sub>lo</sub>	3			V	Α
8.3	Upper threshold undervoltage	RESN = high	VI	VtU <sub>hi</sub>			4.3	V	Α
8.4	Lower threshold overvoltage	RESN = high	VI	VtO <sub>lo</sub>	5.4			V	Α
8.5	Upper threshold overvoltage	RESN = low	VI	VtO <sub>hi</sub>			6	V	Α
8.6	Hysteresis undervoltage		VI	VtU <sub>hys</sub>	0.4		1	V	Α
8.7	Hysteresis overvoltage		VI	VtO <sub>hys</sub>	50		200	mV	Α
8.8	Short-circuit current	VI = 0V	VI	Isc()	20		150	mA	Α
9	<b>Current Measureme</b>	nt, x = 1, 2	•		*		+	*	
9.1	Output voltage low	$I(BxCO) = 20 \mu A, BxCO = low$	BxCO	Vs()lo	-10		+30	mV	Α
9.2	Saturation voltage	I(BxCO) = -750 μA, BxCO = high, Vs(BxCO)hi = V5 - V(BxCO)	BxCO	Vs()hi			100	mV	А
9.3	Short-circuit current low	BxCO = low, V(BxCO) = V5	BxCO	Isc()lo	0.5		2	mA	Α
9.4	Short-circuit current high	BxCO = high, V(BxCO) = 0V	BxCO	Isc()hi	-25		-2.5	mA	Α
9.5	Input offset voltage V(BxCO) – (V(BxCI) – V(BxCG))	$\begin{aligned} &\text{Vos()} = \text{V(BxCI)} - \text{V(BxCG)} \\ &\text{T}_j = -40^{\circ}\text{C} \\ &\text{T}_j = 27^{\circ}\text{C} \\ &\text{T}_j = 105^{\circ}\text{C} \end{aligned}$	BxCO	Vos()	-3.5 -3 -3.5		+3.5 +3 +3.5	mV mV mV	А
9.6	Leakage current	V(BxCI), V(BxCG) = -0.7V to +0.35V	BxCI BxCG	llk()	-1.75	-1	-0.25	μΑ	Α
9.7	Input voltage range		BxCI BxCO	Vi()	-0.7		+0.35	V	Α
9.8	Difference in leakage current	dllk(BxCl, BxCG),	B1CI, B1CG and B2CI, B2CG	dllk()	-0.25		+0.25	μА	А

 $<sup>^{\</sup>star}$ ) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter



<sup>-</sup>  $\ensuremath{\mathsf{R}_{\mathsf{DSON}}}$  of drivers could be higher than specified or

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits



Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
10	Relay Driver RDx, x	= 1 to 4					,		
10.1	Saturation voltage low	$\begin{split} & \text{I(RDx)} = 150 \text{ mA, T} < \text{T}_{\text{off}} \\ & \text{T}_{\text{j}} = -40^{\circ}\text{C} \\ & \text{T}_{\text{j}} = 27^{\circ}\text{C} \\ & \text{T}_{\text{j}} = 105^{\circ}\text{C} \end{split}$	RDx	Vs()lo			0.4 0.5 0.6	V V V	А
10.2	Short circuit current low	V(RDx) = 2V  to  V12, $T < T_{off}$	RDx	lsc()lo	250	300	400	mA	Α
10.3	Leakage current	$V(RDx) = 0V \text{ to } 40V, T < T_{off}$	RDx	llk()	<b>-</b> 5		+5	μΑ	Α
10.4	Free-wheeling voltage	I(RDx) = 10 mA, RDx = high, L = 0.2H	RDx	Vf()	42		60	V	А
11	Watchdog								
11.1	Upper window time	ROS = 100 kΩ±1%, COS = 1 nF ±5%	WDT	Tu(WDT)	22.2	24.6	27	ms	Α
11.2	Lower window time	ROS = 100 kΩ±1%, COS = 1 nF ±5%	WDT	TI(WDT)	16.4	18	19.8	ms	Α
11.3	Watchdog timeout	ROS = 100 kΩ±1%, COS = 1 nF ±5%	WDT	Tt(WDT)	59.7	64.6	71	ms	Α
12	Warning Lamp WLN			1				1	•
12.1	Saturation voltage low	I(WLN) = 20 mA, WLN = low	WLN	Vs()lo			0.4	V	Α
12.2	Short-circuit current low	V(WLN) = 1V to V12, WLN = low	WLN	lsc()lo	20	30	50	mA	Α
12.3	Threshold current high		WLN	Ith()hi			12	mA	Α
12.4	Threshold current low		WLN	Ith()lo	8			mA	Α
12.5	Hysteresis threshold current		WLN	Ithhys	0.25		1.5	mA	Α
12.6	Threshold voltage detection		WLN	Vth()	2.25		2.75	V	Α
12.7	Leakage current	V(WLN) = 0V to 40V, WLN = high	WLN	llk()	-10		+10	μА	Α
12.8	Overcurrent filter time	I(WLN) > Isc(WLN)Io, T > T1 <sub>off</sub>	WLN	tfi()	100		200	μs	Α
12.9	Fall time	V(WLN) from high = 90% -> low = 10% V12	WLN	tf()			10	μs	В
12.10	Free-wheeling voltage	$I(WLN) = 10$ mA, $WLN = high$ , $L = 10 \mu H$	WLN	Vf()	42		60	V	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

<sup>-</sup> R<sub>DSON</sub> of drivers could be higher than specified or

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>j</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
13	Reset					<u>I</u>	<u>I</u>		
13.1	Reset pulse duration		RESN	tl(RESN)	5.2		7.7	ms	Α
13.2	Reset pulse duration		RESAN	tl(RESAN)	0.1		1	ms	Α
14	Low-side Driver OUT	TN .				I.	I.		
14.1	Saturation voltage low	I(OUTN) = 60  mA, $OUTN = \text{low}, T < T_{\text{off}}$	OUTN	Vs()lo			1.2	V	Α
14.2	Short-circuit current low	V(OUTN) = 2V to V12, OUTN = low	OUTN	lsc()lo	60	90	120	mA	Α
14.3	Threshold current high		OUTN	lth()hi			12	mA	Α
14.4	Threshold current low		OUTN	Ith()lo	8			mA	Α
14.5	Hysteresis threshold current		OUTN	Ithhys	0.25		1.5	mA	Α
14.6	Threshold voltage detection		OUTN	Vth()	2.25		2.75	V	Α
14.7	Leakage current	V(OUTN) = 0V to 40V, OUTN = high	OUTN	IIk()	-10		+10	μΑ	Α
14.8	Overcurrent filter time	I(OUTN) > Isc(OUTN)Io, T > T1 <sub>off</sub>	OUTN	tfi()	100		200	μs	Α
	Fall time	V(OUTN) from high = 90% -> low = 10% V12	OUTN	tf()			10	μs	В
14.10	Free wheeling voltage	I(OUTN) = 10 mA, OUTN = high, L = 10 μH	OUTN	Vf	42		60	V	Α
15	High-side Driver OU	ТР							
15.1	Saturation voltage high	Vs(OUTP) = V12 V(OUTP), I(OUTP) = -10 mA, $OUTP = high, T < T_{off}$	OUTP	Vs()hi			1	V	А
15.2	Short-circuit current	V(OUTP) = 0V to V12 – 2V, OUTP = high	OUTP	lsc()hi	-25	-15	-10	mA	Α
15.3	Threshold current high		OUTP	lth()hi	<b>–</b> 5			mA	Α
15.4	Threshold current low		OUTP	Ith()lo			-2	mA	Α
15.5	Hysteresis threshold current		OUTP	Ithhys	-1		-0.1	mA	Α
15.6	Leakage current	V(OUTP) = 0V to V12, OUTP = low	OUTP	llk()	-10		+10	μΑ	Α
15.7	Overcurrent filter time	I(OUTP) > Isc(OUTP)hi, T > T1 <sub>off</sub>	OUTP	tfi()	100		200	μs	Α
15.8	Rise time	V(OUTP) from low = 10% -> high = 90% V12	OUTP	tr()			10	μs	В

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits



<sup>-</sup>  $\ensuremath{\mathsf{R}_{\mathsf{DSON}}}$  of drivers could be higher than specified or



Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>j</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters Test Conditions		Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
16	Watchdog Oscillator			<b>-</b>		. , ,		0	-760
16.1	Oscillator frequency	ROS = 100 kΩ±1%, COS = 1 nF ±5%	RCOS	f <sub>OSC</sub>	9	10	11	kHz	Α
16.2	Permissible frequency range	No reset, f – 1/(2 $\times$ ROS $\times$ COS)	RCOS	f <sub>osc</sub>	0.9		55	kHz	Α
16.3	Permissible resistor	COS = 1 nF	RCOS	ROS	20		100	kΩ	Α
16.4	Permissible capacitor	ROS = 100 kΩ	RCOS	COS	1		10	nF	Α
16.5	Short-circuit current low	V(RCOS) = VI	RCOS	lsc()lo	1		4	mA	Α
16.6	Leakage current	V(RCOS) = 0% to 63.2% VI	RCOS	llk()	<b>-</b> 5		+5	μΑ	Α
17	Main Oscillator								
17.1	Main oscillator frequency	RREF = 10 kΩ±2%		f <sub>mosC</sub>	82.5	100	120	kHz	Α
18	Comparator CxI, x =	1, 2		<del>'</del>		<del></del>			
18.1	Threshold voltage detection		CxI Vtl		1.1	1.23	1.4	V	А
18.2	Leakage current	V(CxI) = 0V  to  V5	CxI	Ilk(CxI)	-10		+10	μΑ	Α
18.3	Propagation delay	dv/dt > 1V/μs	CxI	tpd(Cx)			20	μs	В
19	TCFET							•	
19.1	Output voltage	Vo(TCFET) = V(TCFET) $-$ V12, V12 > 6.5V, I(TCFET) = $-$ 20 $\mu$ A to 0 $\mu$ A	TCFET	Vo()	4.5		10	V	А
19.2	Short-circuit current high	V(BSC) = 0V to V12 – 3V	BSC	Isc(BSC)hi	1		25	mA	Α
19.3	Saturation voltage high	Vd() = V(BSC) - V(TCFET), TCFET = high, I(TCFET) = -20 μA	BSC	Vs()hi			1.5	V	А
19.4	Saturation voltage low	TCFET = low, I(TCFET) = 50 µA	TCFET	Vs()lo			200	mV	Α
19.5	Short-circuit current high	V(TCFET) = 0V, TCFET = high	TCFET	Isc()hi	-250	-50	<del>-</del> 25	μΑ	Α
19.6	Short-circuit current low	V(TCFET) = 2V to V12, TCFET = low	TCFET	lsc()lo	100	150	200	μA	Α
19.7	Leakage current	V(BSC) = V12 to 36V, TCFET = low	BSC	Ilk()	-10		+10	μΑ	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

<sup>-</sup> R<sub>DSON</sub> of drivers could be higher than specified or

<sup>-</sup> Voltage at pin TCFET could be beyond specified limits

Operating conditions: V12 = 6.5V to 26V, V5 = 5V  $\pm$ 3%, RREF = 10 k $\Omega$   $\pm$ 2%, T<sub>i</sub> = -40°C to 150°C, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
20	V12S Switch			П			"		<u>.</u> U
20.1	Saturation voltage high	Vs(V12S) = V12 - V(12S), V12S = high, T < T2 <sub>off</sub> , I(V12S) = -60 mA	V12S	Vs()hi	0.36		1.2	٧	А
20.2	Short-circuit current high	V(V12S) = 0V to V12 – 2V, V12S = high	V12S	Isc()hi	-150	-90	-60	mA	Α
20.3	Leakage current	V(V12S) = 0V to V12, V12S = low	V12S	llk()	-10		+10	μΑ	Α
21	UVM Voltage Monito	oring			<u> </u>				
21.1	Input voltage range		UVM	Vir(UVR)	$0.3 \times V5$		0.9 × V5		Α
21.2	Threshold on V(K30, UVM)	$R(K30, UVM) = 511\Omega \pm 2\%$	UVM	Vt(K30, UVM)	2.9 × UVR	3.0 × UVR	3.1 × UVR		Α
21.3	Input resistor		UVM	Ri(UVM)	60	100	150	kΩ	Α
21.4	Undervoltage reference hysteresis based on V(K30, UVM)		UVM	Vt(UVR) hys	0.02 × UVR		0.06 × UVR		А
21.5	Leakage current	V(UVR) = 0V to V5	UVR	IIk(UVR)	<b>-</b> 5		+5	μΑ	Α
21.6	Leakage current	V(UVM) = 0V to V12, standby	UVM	IIk(UVM) stb	-5		+5	μΑ	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note:

- 1. Reduced operation mode means either
  - $R_{DSON}$  of drivers could be higher than specified or
  - Voltage at pin TCFET could be beyond specified limits

# 6. Operating Conditions: SPI Interface

V12 = 5.8V to 26V;  $T_{amb} = -40^{\circ}C$  to  $105^{\circ}C$ 

Parameters	Symbol	Min.	Max.	Unit
Cycle time	t <sub>cycle</sub>	0.5	12.5	μs
Low cycle time	t <sub>cycle,lo</sub>	150		ns
High cycle time	t <sub>cycle,hi</sub>	150		ns
Setup time: DI stable before CLK high to low	t <sub>setup</sub>	100		ns
Hold time: DI stable after CLK high to low	t <sub>hold</sub>	100		ns
Access time: DO stable after CLK high to low	t <sub>access</sub>	100		ns
Valid time: DO stable before CLK high to low	t <sub>valid</sub>	100		ns





# 7. Functional Description

## 7.1 Bandgaps

For voltage monitoring and as references for various voltage regulators, two independent bandgaps are used. The bandgaps for the generation and monitoring of the internal supply (V5 and V5A) are used in cross-over mode.

#### 7.2 Bias

The external resistor at RREF defines a current reference for all blocks and determines main oscillator frequency. The current through the external resistor is monitored and in case of malfunction (pin open or short to ground; current is less than 0.25 times or greater than 8 times nominal value), a bias failure is detected (see Table 7-9 on page 25).

## 7.3 Temperature Monitoring

To protect the circuit from extensive temperature in error condition, two temperature levels are implemented to switch off various blocks. At the lower temperature level, the outputs WLN, OUTN or OUTP are switched off after a debounce time, if the corresponding driver is in current limitation.

The Warning Lamp is switched on above the upper temperature level. All other drivers and the linear regulators will switch off. If the temperature level falls below the shutdown temperature (hysteresis), all drivers except TCFET and the relay drivers will go to their previous state.

## 7.4 Enable/Standby

The power consumption of ATA6842 is reduced to a minimum via inputs E5 or EK15 (sleep mode). With the signal TEN via SPI command, the inputs E5 and EK15 can be overwritten and the ATA6842 will stay active (keep-alive function). The status of EK15 can be read via SPI.

**Table 7-1.** Enable/Standby Table

<b>E</b> 5	EK15	TEN (SPI)	ATA6842
High	x	x	Active
х	High	х	Active
Low	Low	High	Active
Low	Low	Low	Standby

## 7.5 V12 Voltage Monitoring

The system supply is checked for overvoltage and undervoltage at the internal voltage divider. If the voltage exceeds the limits, the drivers are switched off and a reset at RESN and RESAN is generated (see Table 7-9 on page 25).

#### 7.6 5V Linear Regulators

The ATA6842 offers two independent 5V supplies. The main supply (V5) is available only in active mode while the auxiliary 5V supply (V5A) is active all the time. The ATA6842 activates the basis of external bipolar transistors via pins B5 and B5A. The currents of the regulators V5 (150 mA) and V5A (30 mA), defined in the datasheet, can only be achieved if the external transistors fulfil certain requirements in terms of current amplification and transit frequency. Especially for V12 = 5.8V a low saturation voltage of B5 and B5A in combination with the forward diode voltage and a low saturation voltage (Uce,sat) of the external bipolar transistors is required. For fast load changes at V5 a high transit frequency is necessary (typically  $f_T > 100 \text{ MHz}$ ).

For voltage monitoring and as references for the voltage regulators two independent bandgaps are used. The voltage monitoring functions of V5 and V5A generate a reset pulse at RESN and RESAN if the limits are exceeded (see Table 7-9 on page 25). For internal voltage supply, an additional linear regulator (VI) is implemented.

#### 7.7 Current Measurement

The ATA6842 contains two differential amplifiers for current measurement. The input signal of each amplifier is a voltage drop over an external current sense resistor. The amplification, defined by the ratio of external resistors, provides a reasonable signal for the following A/D converter. The output is limited to V5.

## 7.8 Relay Driver

The ATA6842 features four current-limited relay drivers for motor direction control relays. The relays are controlled by an SPI command and the input of the enable relay driver (ERD). Error conditions disable the relays permanently (see Table 7-9 on page 25).

**Table 7-2.** Relay Status Table

TRD1 (SPI)	TRD2 (SPI)	ERD	RD1	RD2
Low	Low	х	Open drain	Open drain
Low	High	High Open drain		Low
High	Low	High	Low	Open drain
High	High	High	Open drain	Open drain
х	Х		Open drain	Open drain

Table 7-3. Relay Status Table

TRD3 (SPI)	TRD4 (SPI)	ERD	RD3	RD4
Low	Low	х	Open drain	Open drain
Low	High	High	Open drain	Low
High	Low	High	Low	Open drain
High	High		Open drain	Open drain
Х	x		Open drain	Open drain

Note: The simultaneous activation of the relay drivers RD1 and RD4 or RD2 and RD3 is not possible (see Table 7-2 and Table 7-3). This feature ensures that if ATA6842 is used in DC motor application, the motors can only operate in the same direction.






## 7.9 Watchdog

The open loop watchdog (window comparator) compares each time interval between a falling and a rising edge with a given reference time interval. The lower window time is between  $90 \times t_{WD}$  and  $91 \times t_{WD}$  and the upper window time is between  $122 \times t_{WD}$  and  $123 \times t_{WD}$  ( $t_{WD} = 2/f_{OSC}$ ). The watchdog includes an error counter WDC(2:0) which is incremented by one when there are valid trigger events and decremented by three when there are watchdog errors. If the counter reaches a value of zero (state S0: 000), the warning lamp will be switched on. Relay drivers, TCFET-, low- and high-side drivers are disabled. With a counter value greater than or equal to seven (state S7: 111), the watchdog stops affecting the drivers. In the case of a watchdog timeout ( $322 \times t_{WD}$  to  $323 \times t_{WD}$ ), the error counter is immediately set to zero. The initial state of the watchdog counter after power-up or if RESN is low is 110 (state S6). The watchdog can be reset by RSTN.

Figure 7-1. State Diagram



## 7.10 Warning Lamp

The ATA6842 features a watchdog-controlled output, WLN, which can be used to switch a warning lamp. Depending on the warning lamp polarity pin (WLP), the warning lamp output is switched either to low level or to open drain, when a *Warning lamp request* (that is, *On* in Table 7-9 on page 25, column WLN) occurs or the corresponding SPI command is transmitted. For the behavior of WLN output refer to Table 7-4. The driver is short-circuit proof and will switch off after a debounce time. An activation of the warning lamp due to *Warning lamp request* is suppressed for  $768 \times t_{WD}$  after wake-up to avoid a flickering of the warning lamp during the start-up phase (exception: lower thermal threshold level reached). The driver also has a current sensor and a voltage monitoring which sets SPI flags if the corresponding thresholds are reached.

Warnlamp is open drain during suppression time after wake-up. If the oscillator does not work 4 ms after start up, the internal oscillator watchdog timeout is reached and the warning lamp is switched on.

Table 7-4. Warning Lamp Status Table

Warnlamp Request	TWLN (SPI)	Overcurrent in WLN Occurred	Thermal Threshold #1 Reached	Suppression Time After Wake-up/VI Reset	V12	WLP	WLN
Yes	х	х	No	$t < 768 \times t_{WD}$	> 4.8V	Low	Open drain
Yes	х	х	No	$t > 768 \times t_{WD}$	> 4.8V	Low	Low
Yes	х	No	Yes	$t < 768 \times t_{WD}$	> 4.8V	Low	Open drain
Yes	х	No	Yes	$t > 768 \times t_{WD}$	> 4.8V	Low	Low
No	High	х	No	$t > 768 \times t_{WD}$	> 4.8V	Low	Low
No	Low	х	No	х	> 4.8V	Low	Open drain
Yes	Х	Yes	Yes	х	> 4.8V	Low	Open drain
Yes	Х	х	No	х	> 4.8V	High	Open drain
Yes	х	No	Yes	х	> 4.8V	High	Open drain
No	High	х	No	$t > 768 \times t_{WD}$	> 4.8V	High	Low
No	Low	х	No	х	> 4.8V	High	Open drain
No	High	Yes	Yes	х	> 4.8V	High	Open drain
No	High	No	Yes	х	> 4.8V	х	Open drain
Х	х	х	x	х	< 4.8V	х	Open drain

#### 7.11 Reset

When V12, VI, V5 or V5A are beyond their corresponding normal operating range or the temperature has reached the upper temperature level, a reset is indicated at the outputs RESN ( $640 \times t_{mos}$ ;  $t_{mos} = 1/f_{mos}$ ) and RESAN. Additionally, RESAN can be activated by an SPI command. Via input RSTN, the SPI Interface and the watchdog can be reset by an external signal (see Table 7-9 on page 25).





#### 7.12 SPI Interface

The ATA6842 supports an 8-bit SPI interface to communicate with the microprocessor. The MSB is transmitted first. There are two status registers (address 0xxxxx01 and 0xxxxx10) and two control registers (address 1xxxxx01 and 1xxxxxx10).

**Table 7-5.** Status Register 0xxxxx01 Request by Microprocessor

Bit	Name	Meaning	Function
7	C10	Comparator 1 output	0: comparator C1I below threshold 1: comparator C1I above threshold
6	EK15S	EK15 status	0: EK15 below threshold 1: EK15 above threshold
5	WLPS	Warnlamp polarity status	0: pin WLP = low 1: pin WLP = high
4	OTS	Overtemperature status	overtemperature present or overtemperature detection switched off
3	WDOK	Watchdog status	0: watchdog OK 1: watchdog failure
2:0	WDC(2:0)	Watchdog counter bit 2:0	Status of watchdog counter

**Table 7-6.** Status Register 0xxxxx10 Request by Microprocessor

Bit	Name	Meaning	Function
7	WLNOC	Warnlamp overcurrent	0: no overcurrent 1: overcurrent
6	ONOC	OUTN overcurrent	0: no overcurrent 1: overcurrent
5	OPOC	OUTP overcurrent	0: no overcurrent 1: overcurrent
4	WLNCS	Warnlamp current status	current below threshold     current above threshold
3	ONCS	OUTN current status	current below threshold     current above threshold
2	OPCS	OUTP current status	current below threshold     current above threshold
1	WLNVS	Warnlamp voltage status	0: voltage below threshold 1: voltage above threshold
0	ONVS	OUTN voltage status	0: voltage below threshold 1: voltage above threshold

Table 7-7. Control Register 1xxxxx01 Sent by Microprocessor

Bit	Name	Meaning	Function	Comment
7	TWLN	Trigger warning lamp	0: WLN = off 1: WLN = on	See Table 7-4 on page 21 and Table 7-9 on page 25
6	TOUTN	Trigger OUTN	<b>0: OUTN = off</b> 1: OUTN = on	See Table 7-10 and Table 7-11 on page 26
5	TOUTP	Trigger OUTP	0: OUTP = off 1: OUTP = on	See Table 7-10 and Table 7-11 on page 26
4	TEN	Trigger enable (keep alive)	0: no keep alive 1: keep alive	See Table 7-1 on page 18
3	TV12S	Trigger V12 switch	<b>0: V12S = off</b> 1: V12S = V12	Used in Testmode 3 see Table 7-9 on page 25
2	TUVR	Trigger undervoltage reference	0: if UVM < 3 × UVR => UVW = low 0: if UVM > 3 × UVR => UVW = high 1: UVW = low	
1	_	_	_	No function
0	OTDE	Overtemperature detection enable	0: temperature detection off  1: temperature detection on	Set OTS = high if overtemperature => OTS = high, else low

Note: **Bold:** default state after reset by RSTN = low

 Table 7-8.
 Control Register 1xxxxxx10 Sent by Microprocessor

Bit	Name	Meaning	Function	Comment
7	TTCFET	Trigger test current FET	0: TCFET = off 1: TCFET = on	See Table 7-9 on page 25
6	TRESAN	Trigger RESAN	0: default 1: RESAN = reset (low)	
5	_	_	-	No function
4	TRD4	Trigger relay driver 4	0: RD4 = off 1: RD4 = on if RD3 = off	
3	TRD3	Trigger relay driver 3	0: RD3 = off 1: RD3 = on if RD4 = off	See Table 7-2 on page 19,
2	TRD2	Trigger relay driver 2	0: RD2 = off 1: RD2 = on if RD1 = off	Table 7-3 on page 19 and Table 7-9 on page 25
1	TRD1	Trigger relay driver 1	0: RD1 = off 1: RD1 = on if RD2 = off	
0	_	_	-	No function

Note: **Bold:** default state after reset by RSTN = low

For operation of SPI communication see the following timing diagrams (see Figure 7-2 and Figure 7-3 on page 24).

With a low signal at CSN, the ATA6842 will be selected for communication by the microprocessor. With clock pulses at CLK, the address and data transfer will be synchronized. DI is the input for address and data from the microprocessor to ATA6842. The data must be valid at the falling edge of the CLK pin. DO transfers data from ATA6842 to the microprocessor.






The request command structure (to read a status register of ATA6842) consists of a two-byte transmission. The control command structure (to write a control register of ATA6842) consists of a three-byte transmission with eight clock pulses each and a low/high transition at CSN. The first byte is for identification.

All request command ID bytes shall have a "0" in their most significant bit. The address is transmitted by the last two bits. In the second byte (which can be a dummy byte (0x00) or next command), the status register corresponding to the address of the first byte will be sent by DO. At start-up, the returned value when the first command is sent will be zero (no 'last command' available).

Figure 7-2. Request Command Structure (Read Register)




All control command ID bytes shall have a "1" in their most significant bit. The address is transmitted by the last two bits. The second byte is the data byte which contains the control data for the send command.

With the second low to high transition of CSN the data is stored in ATA6842.

The SPI logic monitors for faulty communication. To check which data is received at ATA6842 in the second and third clock cycle, the address and data are sent back to the microprocessor and tested to verify that the transmission was correct. The first data byte at DO is the response byte of the last command while the third DI byte is the address for the next data. If there is no next command, the address can be set to 0x00.

Figure 7-3. Control Command Structure (Write Register)



The 8 CLK pulses must be received when CSN is triggered, otherwise the address and/or data will be ignored and zeros will be returned on DO.

The minimum time for receiving during CSN = low is  $t \le 100 \mu s$ ; otherwise, a timeout expires and the receiving is stopped. Any received data is ignored. Therefore, the minimum clock frequency is 80 kHz for SPI transmission.

## 7.13 External Voltage Regulator VRE

The ATA6842 can control an external voltage regulator with enable input. The VRE output provides the same logic as for the V5 regulator (see Table 7-9). For V5 voltage monitoring, the external generated voltage must be connected to V5.

Table 7-9. Logic Table

Event	VI	V5 VRE	V5A	SPI Info	WLN	RD1 to RD4	RESN	RESAN	V12S	OUTx x = N,P	TCFET
Standby	Off	Off	On	_	Off	Off	_	No reset	Off	Off	Off
V12 undervoltage	On	Off	Off	No	Off	Off	Reset	Reset	Off	Off	Off
VI undervoltage	On	Off	On	No	Off	Off	Reset	No reset	Off	Off	Off
VI overvoltage	On	Off	On	No	On	Off	Reset	No reset	Off	Off	Off
Oscillator/bias failure	On	Off	Off	No	On	Off	Reset	Reset	Off	Off	Off
V12 overvoltage	On	Off	Off	No	On	Off	Reset	Reset	Off	Off	Off
Upper thermal threshold	On	On	On	Yes	On <sup>(4)</sup>	Off	Reset	Reset	Off <sup>(5)</sup>	Off	Off
Reset by RSTN	On	On	On	No	On	Off	No reset	No reset	Off	Off	Off
V5 out of range	On	On	On	No	On	Off	Reset	No reset	Off	Off	Off
V5A out of range	On	On	On	No	On	Off	No reset	Reset	Off	Off	Off
Short circuit WLN (overcurrent)	On	On	On	Yes	Off <sup>(1)</sup>	On/Off	No reset	No reset	On/Off	On/Off	On/Off
Short circuit OUTx (overcurrent)	On	On	On	Yes	Off	On/Off	No reset	No reset	On/Off	On/Off <sup>(1)</sup>	On/Off
Watchdog error	On	On	On	Yes	On	Off	No reset	No reset	On/Off	Off	Off
Off mode	_	-	_	_	_	Perm <sup>(3)</sup>	_		Temp <sup>(2)</sup>	Temp	Perm

Note: 1. Corresponding driver is switched off if thermal threshold number 1 is reached

- 2. Temp = temporary state, recovery when event condition is removed, except VI out of over-/undervoltage, thermal threshold number 2 reached or reset by RSTN
- 3. Perm = permanent state, no recovery when event condition is removed, must be re-engaged by SPI command
- 4. If no overcurrent in WLN
- 5. Not testable





#### 7.14 Low-/High-side Driver

ATA6842 features two multipurpose outputs, a low-side driver OUTN and a high-side driver OUTP. Both drivers are controlled via SPI and are short-circuit proof (they will switch off after a debounce time if a short circuit is detected). During a short-circuit condition the corresponding SPI flag is set. The drivers are disabled by a watchdog error or during the reset phase. Both drivers also have an current sensor and OUTN has a voltage monitor which sets SPI flags if the corresponding thresholds are reached.

**Table 7-10.** Logic Table for Low-side Driver

TOUTN (SPI)	Overcurrent and Thermal Threshold Number 1 Reached	Watchdog	OUTN
High	No	OK	Low
Low	No	OK	Open drain
X	No	Error	Open drain
Х	Yes	х	Open drain

Table 7-11. Logic Table for High-side Driver

TOUTP (SPI)	Overcurrent and Thermal Threshold Number 1 Reached	Watchdog	OUTP
High	No	OK	High
Low	No	OK	Open drain
Х	No	Error	Open drain
Х	Yes	х	Open drain

#### 7.15 Oscillators

The watchdog oscillator provides an internal frequency of  $f_{WD} = 5$  kHz  $\pm 10\%$  given by external components.

 $R_{OS}$  = 100 k $\Omega$  ±1% and  $C_{OS}$  = 1 nF ±5% for the watchdog. For failsafe reasons, the clock frequency is internally monitored by an oscillator with RREF = 10 k $\Omega$  running at  $f_{OSC}$  = 100 kHz ±20%. This oscillator determines all other time constants. The watchdog oscillator frequency can be adjusted by a factor of five with the components  $R_{OS}$  and  $C_{OS}$  according to the formula:  $f_{WD}$  = 1/t<sub>WD</sub> where

$$t_{WD} = 2 \times R_{OS} \times C_{OS} \times \left(1 + \frac{0.632 \times VI}{I_{SC} \times R_{OS} - 0.684 \times VI}\right)$$

The first term describes charging the external RC, and the second term describes discharging.

With R<sub>OS</sub> = 100 k $\Omega$  and C<sub>OS</sub> = 1 nF the period of RCOS will result to typically  $t_{osc}$  = 100  $\times$  (1 + 0.012)  $\mu$ s.

f<sub>WD</sub> is half of the frequency measured externally at the RCOS pin.

An oscillator failure generated by the oscillator watchdog occurs if the period of RCOS is smaller than  $t_{OSC}$  or greater than  $200 \times t_{OSC}$ ,  $t_{OSC} = 1/t_{OSC}$ .

For oscillator failure, see Table 7-9 on page 25.

#### 7.16 12V Switch

Via an SPI command, the voltage at pin V12 can be switched to pin V12S (see Table 7-9 on page 25). The 12V switch has a current limitation.

#### 7.17 Comparator

The ATA6842 has two comparators. They compare inputs CxI in reference to the bandgap voltage. There are no internal pull-ups or pull-downs. The output is a V5-based push-pull stage. A hysteresis can be implemented by external resistors. Additionally, the output of comparator number 1 can be read out via SPI.

#### 7.18 TCFET Driver

The ATA6842 features a circuit to drive an external N-channel FET. The control voltage is generated by a charge pump with bootstrap circuit for faster power-up behavior. Activation is done by an SPI command (see Table 7-9 on page 25).

## 7.19 UVM Voltage Monitoring

An undervoltage warning is indicated at output UVW if V12 falls below  $3 \times$  UVR. This reference-voltage level can be adjusted by an external resistor divider. The undervoltage warning can be tested with an SPI command.





# 8. Ordering Information


Extended Type Number	Package	Remarks
ATA6842-PLSW	QFN48	Tube, lead-free
ATA6842-PLQW	QFN48	Taped and reeled, lead-free

# 9. Package Information

Package: QFN 48 - 7 x 7 Exposed pad 4.5 x 4.5

(acc. JEDEC OUTLINE No. MO-220)

Dimensions in mm



Drawing-No.: 6.543-5089.01-4

Issue: 2; 24.01.03



#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

USA

#### International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support

auto\_control@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.